



u	U	v.	A	u	ш	IL	7	ш	•

Tentative Specification
Preliminary Specification
Approval Specification

MODEL NO.: N140FGE SUFFIX: L31

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your signature and comments.	confirmation with your

Approved By	Checked By	Prepared By
楊竣傑	陳逸銘	蔡佳靜
2011-03-17	2011-03-15	2011-03-11
15:39:50 CST	16:13:20 CST	11:04:59 CST

Version 2.0 18 March 2011 1 / 30





CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	4
3. ABSOLUTE MAXIMUM RATINGS	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
3.2 ELECTRICAL ABSOLUTE RATINGS	5
3.2.1 TFT LCD MODULE	5
4. ELECTRICAL SPECIFICATIONS	
4.1 FUNCTION BLOCK DIAGRAM	
4.2. INTERFACE CONNECTIONS	6
4.3 ELECTRICAL CHARACTERISTICS	8
4.3.1 LCD ELETRONICS SPECIFICATION	8
4.3.2 LED CONVERTER SPECIFICATION	
4.3.3 BACKLIGHT UNIT	12
4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS	13
4.4.1 LVDS DC SPECIFICATIONS	
4.4.2 LVDS DATA FORMAT	13
4.4.3 COLOR DATA INPUT ASSIGNMENT	14
4.5 DISPLAY TIMING SPECIFICATIONS	15
4.6 POWER ON/OFF SEQUENCE	16
5. OPTICAL CHARACTERISTICS	17
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	17
6. RELIABILITY TEST ITEM	20
7. PACKING	21
7.1 MODULE LABEL	21
7.2 CARTON	22
7.3 PALLET	23
8. PRECAUTIONS	24
8.1 HANDLING PRECAUTIONS	24
8.2 STORAGE PRECAUTIONS	24
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	25
Appendix. OUTLINE DRAWING Appendix. OUTLINE DRAWING	28

Version 2.0 18 March 2011 2 / 30





REVISION HISTORY

Version	Date	Page	Description
2.0	10,Mar,2011	All	Spec Ver.2.0 was first issued.

Version 2.0 18 March 2011 3 / 30



PRODUCT SPECIFICATION

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N140FGE-L31 is a 14.0" (14.0" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 40 pins LVDS interface. This module supports 1600 x 900 HD+ model and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	14 diagonal		
Driver Element	a-si TFT active matrix	-	
Pixel Number	1600 x R.G.B. x 900	pixel	-
Pixel Pitch	0.1935 (H) x 0.1935 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), anti-glare	-	-
Luminance, White	200	Cd/m2	
Power Consumption	Total 4.63 W (Max.) @ cell 1.1 W (Max.), BL 3.53 W	(Max.)	(1)


Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 \pm 2 $^{\circ}$ C, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	319.9	320.4	320.9	mm	
Module Size	Vertical (V)	198.1	198.6	199.1	mm	(1)
	Thickness (T)	-	3.3	3.6	mm	
Bezel Area	Horizontal	NA	NA	NA	mm	
bezei Area	Vertical	NA	NA	NA	mm	
Active Area	Horizontal	-	309.6	-	mm	
Active Area	Vertical	-	174.15	-	mm	
Weight		-	310	325	g	

Note (1)Please refer to the attached drawings for more information of front and back outline dimensions.

2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: I-PEX 20455-040E-12, Tyco 2069716-3, or Starconn 111A40-0000RA-G3 or

equivalent

User's connector Part No: IPEX-20453-040T-01 or equivalent

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.

Version 2.0 18 March 2011 4 / 30

5 / 30



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION


3. ABSOLUTE MAXIMUM RATINGS


3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.		NOLE	
Storage Temperature	T _{ST}	-20	+60	ōC	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	ºC	(1), (2)	

- Note (1) (a) 90 %RH Max. ($Ta \le 40 \, {}^{\circ}C$).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.





3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
Itom	Cymbol	Min.	Max.	Onit	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V_{IN}	-0.3	VCCS+0.3	V	[(1)	
Converter Input Voltage	LED_VCCS	-0.3	25	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

6/30






PRODUCT SPECIFICATION

4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

Version 2.0

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserve)	
2	VCCS	Power Supply (3.3V typ.)	
3	VCCS	Power Supply (3.3V typ.)	
4	VEDID	DDC 3.3V power	
5	NC	No Connection (Reserved for CMI test)	
6	CLKEDID	DDC clock	
7	DATAEDID	DDC data	
8	RXO0-	LVDS Differential Data Input (Odd)	R0-R5, G0
9	RXO0+	LVDS Differential Data Input (Odd)	no-no, do
10	VSS	Ground	
11	RXO1-	LVDS Differential Data Input (Odd)	G1~G5, B0, B1
12	RXO1+	LVDS Differential Data Input (Odd)	41-43, 60, 61
13	VSS	Ground	
14	RXO2-	LVDS Differential Data Input (Odd)	B2-B5,HS,VS, DE
15	RXO2+	LVDS Differential Data Input (Odd)	D2-D3,113, V3, DE
16	VSS	Ground	
17	RXOC-	LVDS Clock Data Input (Odd)	LVDS CLK
18	RXOC+	LVDS Clock Data Input (Odd)	LVD3 OLK
19	VSS	Ground	
20	RXE0-	LVDS Differential Data Input (Even)	R0-R5, G0
21	RXE0+	LVDS Differential Data Input (Even)	110-113, 40
22	VSS	Ground	
23	RXE1-	LVDS Differential Data Input (Even)	G1~G5, B0, B1

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.


18 March 2011



PRODUCT SPECIFICATION

24	RXE1+	LVDS Differential Data Input (Even)	
25	VSS	Ground	
26	RXE2-	LVDS Differential Data Input (Even)	B2-B5,HS,VS, DE
27	RXE2+	LVDS Differential Data Input (Even)	B2-B3,F13, V3, DE
28	VSS	Ground	
29	RXEC-	LVDS Clock Data Input (Even)	LVDS CLK
30	RXEC+	LVDS Clock Data Input (Even)	LVDS CLK
31	LED_GND	LED Ground	
32	LED_GND	LED Ground	
33	LED_GND	LED Ground	
34	NC	No Connection (Reserve)	
35	LED_PWM	PWM Control Signal of LED Converter	
36	LED_EN	Enable Control Signal of LED Converter	
37	NC	No Connection (Reserve)	
38	LED_VCCS	LED Power Supply	
39	LED_VCCS	LED Power Supply	
40	LED_VCCS	LED Power Supply	

Note (1) The first pixel is odd as shown in the following figure.



Version 2.0 18 March 2011 7/30



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol		Value	Unit	Note	
i arameter		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)-
Ripple Voltage		V_{RP}	-	50	-	mV	(1)-
Inrush Current	Inrush Current		-	-	1.5	Α	(1),(2)
Power Supply Current	Mosaic	lcc	-	310	330	mA	(3)a
Fower Supply Current	Black		-	400	450	mA	(3)b
Power per EBL WG		P _{EBL}	-	1.88	-	-	(4)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ $^{\circ}C$.


Note (2) I_{RUSH}: the maximum current when VCCS is rising

 $\ensuremath{I_{\text{IS}}}\xspace$ the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



VCCS rising time is 0.5ms




Version 2.0 18 March 2011 8 / 30





Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 $^{\circ}$ C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

b. Black Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
 - (a) VCCS = 3.3 V, Ta = 25 \pm 2 ${}^{\circ}$ C, f_v = 60 Hz,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits.

Version 2.0 18 March 2011 9 / 30






4.3.2 LED CONVERTER SPECIFICATION

Dove	atau	Cumahaal		Value	l loit	Note	
Parar	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	er supply voltage	LED_Vccs	6.0	12.0	21.0	٧	
Converter Inrush Cu	ırrent	ILED _{RUSH}	-	-	1.5	А	(1)
EN Control Level	Backlight On		2.3	-	5	V	
EN Control Level	Backlight Off		0	-	0.5	٧	
PWM Control Level	PWM High Level		2.3	-	5	V	
P VVIVI CONTION Level	PWM Low Level		0	-	0.5	V	
DMM Control Duty	Datio		10	-	100	%	
PWM Control Duty F	aalio		5	-	100	%	(2)
PWM Control F Voltage	VPWM_pp	-		100	mV		
PWM Control Frequ	f _{PWM}	190	-	2K	Hz	(3)	
LED Power Current	LED_VCCS =Typ.	ILED	207	255	294	mA	(4)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 $^{\circ}$ C, $f_{PWM} = 200$ Hz, Duty=100%.



Version 2.0 18 March 2011 10 / 30



PRODUCT SPECIFICATION



- Note (2) If the PWM control duty ratio is less than 5%, there is some possibility that acoustic noise or backlight flash can be found. And it is also difficult to control the brightness linearity.
- Note (3) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency
$$f_{\text{PWM}}$$
 should be in the range
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$

$$N: \text{Integer} \ \ (N\geq 3)$$

$$f: \text{Frame rate}$$

Note (4) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 $\pm 2 \,{}^{\circ}\text{C}$, $f_{PWM} = 200 \,\text{Hz}$, Duty=100%.

Version 2.0 18 March 2011 11 / 30






PRODUCT SPECIFICATION

4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \,{}^{\circ}C$

Davamatav	Cumbal		Value	l loit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	28	31	34	V	(1)(2)(Duty100%
LED Light Bar Power Supply Current	IL	79.8	84	88.2	mA)
Power Consumption	PL	2.3	2.6	3	W	(3)
LED Life Time	L_BL	12000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 20 mA(Per EA) until the brightness becomes $\leq 50\%$ of its original value.

Version 2.0 18 March 2011 12 / 30






4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 LVDS DC SPECIFICATIONS

Parameter	Symbol		Value	Unit	Note	
	,	Min.	Тур.	Max.		
LVDS Differential Input High Threshold	V _{TH(LVDS)}	-	-	+100	mV	(1), V _{CM} =1.2V
LVDS Differential Input Low Threshold	$V_{TL(LVDS)}$	-100	-	-	mV	(1) V _{CM} =1.2V
LVDS Common Mode Voltage	V _{CM}	1.125	-	1.375	V	(1)
LVDS Differential Input Voltage	V _{ID}	100	-	600	mV	(1)
LVDS Terminating Resistor	R _T	-	100	-	Ohm	-

Note (1) The parameters of LVDS signals are defined as the following figures.




4.4.2 LVDS DATA FORMAT



Version 2.0 18 March 2011 13 / 30



PRODUCT SPECIFICATION



4.4.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

	l l l l l l l l l l l l l l l l l l l						Data Signal												
	Color			Re	ed					Gre						Bl	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	- '	1	1
	Red(0)/Dark Red(1)	0	0	0 0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(1)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	1160(2)					:													
Of										:			:	:			:		
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	;	;	:	;	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63) Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	ő	0	0	0	0	0	0	0	0	Ö	0	1	0
Scale							:											:	
Of						:	:	:	:		:	:	:	:	:	:	:	:	
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.0 18 March 2011 14/30






4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	71	107.8	117	MHz	-
	Vertical Total Time	TV	905	941	1176	TH	-
	Vertical Active Display Period	TVD	900	900	900	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	41	TV-TVD	TH	-
DE	Horizontal Total Time	TH	1682	1909	2386	Tc	-
	Horizontal Active Display Period	THD	1600	1600	1600	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	309	TH-THD	Tc	-

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.

INPUT SIGNAL TIMING DIAGRAM



Version 2.0 18 March 2011 15 / 30






4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.

Cumphal		Value		Llait	Note
Symbol	Min.	Тур. Мах.		Unit	Note
t1	0.5	-	10	ms	
t2	0	-	50	ms	
t3	0	-	50	ms	
t4	500	-	-	ms	
t5	200	-	-	ms	
t6	200	-	-	ms	
t7	0.5	-	10	ms	
t _A	0.5	-	10	ms	
t _B	0		10	ms	
t _C	10	-	-	ms	
t _D	10	-	-	ms	
t _E	10	-	-	ms	
t⊧	10	-	-	ms	



- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) Please avoid floating state of the interface signal during signal invalid period.
- Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the interface signal is valid.



PRODUCT SPECIFICATION

5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS


Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	V _{CC}	V					
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
LED Light Bar Input Current	IL	84	mA				

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		300	500)-	-	(2), (5),(7)
Response Time		T_R			3	8	ms	
nesponse fille		T_F		- 1	8	13	ms	(3) ,(7)
Average Lumina	ance of White	Lave		160	200	-	cd/m ²	(4), (6) ,(7)
	Red	Rx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		0.585		-	
	neu	Ry	Viewing Normal Angle		0.357		-	
	Green	Gx			0.320		-	
Color		Gy		Тур –	0.565	Тур +	-	(1) (7)
Chromaticity	Blue	Bx		0.03	0.161	0.03	-	(1) ,(7)
		Ву			0.140		-	
	White	Wx			0.313		-	
	vviiite	Wy			0.329		-	
	l lovi-outol	θ_{x} +		40	45			
Viewing Angle	попиона	θ_{x} -	OD: 10	40	45	-	Des	(1),(5),
Viewing Angle	Mautiaal	θ_{Y} +	CH≥IU	15	20	-	Deg.	(7)
	vertical	$\begin{array}{c c} \text{orizontal} & & & & & & \\ \hline \theta_{\text{X}^-} & & & & & \\ \text{Vertical} & & & & & \\ \hline \theta_{\text{Y}^+} & & & & & \\ \hline \theta_{\text{Y}^-} & & & & \\ \hline \end{array}$		45	-			
M/hita Mariation		δW_{5p}	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		1.25	1.4-	-	(5),(6),
White Variation		δW_{13p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		1.4	1.6		(7)

Note (1) Definition of Viewing Angle (θx , θy):



Version 2.0 18 March 2011 17 / 30

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR(X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F) :



Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$


 $L\left(x\right)$ is corresponding to the luminance of the point X at Figure in Note (6)





Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p}$$
 = Maximum [L(1) \sim L(5)] / Minimum [L(1) \sim L(5)]

$$\delta W_{13p}$$
 = Maximum [L(1) \sim L(13)] / Minimum [L(1) \sim L(13)]



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 2.0 18 March 2011 19 / 30





6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60ºC, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hou <i>r</i> ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0ºC, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria : Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 2.0 18 March 2011 20 / 30






7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N140FGE L31
- (b) Revision: Rev. XX, for example: C1, C2 \dots etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL/CB logo: "XXXX" especially stands for panel manufactured by CMI Ningbo satisfying UL/CB requirement. "LEOO" "CANO" is the CMI's UL factory code for Ningbo factory.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: $1\sim9$, $A\sim Y$, for 1^{st} to 31^{st} , exclude I , O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.





7.2 CARTON

Box Dimensions : 435(L)*350(W)*320(H)




Figure. 7-2 Packing

Version 2.0 18 March 2011 22 / 30





7.3 PALLET




Figure. 7-3 Packing

Version 2.0 18 March 2011 23 / 30



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.





Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	111111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N140FGE-L31)	68	01101000
11	0B	ID product code (hex LSB first; N140FGE-L31)	14	00010100
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	0C	00001100
17	11	Year of manufacture (fixed year code)	15	00010101
18	12	EDID structure version # ("1")	01	00000001
19	13	EDID revision # ("4")	04	00000100
20	14	Video I/P definition ("digital")	90	10010000
21	15	Active area horizontal 30.96 cm	1F	00011111
22	16	Active area vertical 17.41 cm	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	E3	11100011
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	75	01110101
27	1B	Rx=0.585	95	10010101
28	1C	Ry=0.357	5B	01011011
29	1D	Gx=0.32	52	01010010
30	1E	Gy=0.565	90	10010000
31	1F	Bx=0.161	29	00101001
32	20	By=0.14	23	00100011
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	0000001

Version 2.0 18 March 2011 25 / 30

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.





42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	0000001
46	2E	Standard timing ID # 5	01	0000001
47	2F	Standard timing ID # 5	01	0000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	0000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	0000001
54	36	Detailed timing description # 1 Pixel clock ("107.84MHz", According to VESA CVT Rev1.1)	20	00100000
55	37	# 1 Pixel clock (hex LSB first)	2A	00101010
56	38	# 1 H active ("1600")	40	01000000
57	39	# 1 H blank ("310")	36	00110110
58	3A	# 1 H active : H blank ("1600 : 310")	61	01100001
59	3B	# 1 V active ("900")	84	10000100
60	3C	# 1 V blank ("41")	29	00101001
61	3D	# 1 V active : V blank ("900 :41")	30	00110000
62	3E	# 1 H sync offset ("89")	59	01011001
63	3F	# 1 H sync pulse width ("60")	3C	00111100
64	40	# 1 V sync offset : V sync pulse width ("6 : 9")	69	01101001
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("89: 60 : 6 : 9")	00	00000000
66	42	# 1 H image size ("309 mm")	35	00110101
67	43	# 1 V image size ("174 mm")	AE	10101110
68	44	# 1 H image size : V image size ("309 : 174")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	1A	00011010
72	48	Detailed timing description # 1 Pixel clock ("71.90MHz", According to VESA CVT Rev1.1)	16	00010110
73	49	# 2 Pixel clock (hex LSB first)	1C	00011100
74	4A	# 2 H active ("1600")	40	01000000
75	4B	# 2 H blank ("310")	36	00110110
76	4C	# 2 H active : H blank ("1600 : 310")	61	01100001
77	4D	# 2 V active ("900")	84	10000100
78	4E	# 2 V blank ("41")	29	00101001
79	4F	# 2 V active : V blank ("900 :41")	30	00110000
80	50	# 2 H sync offset ("89")	59	01011001
81	51	# 2 H sync pulse width ("60")	3C	00111100
82	52	# 2 V sync offset : V sync pulse width ("6 : 9")	69	01101001
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width ("89: 60 : 6 : 9")	00	00000000
84	54	# 2 H image size ("309 mm")	35	00110101
85	55	# 2 V image size ("174 mm")	AE	10101110
86	56	# 2 H image size : V image size ("309 : 174")	10	00010000

Version 2.0 18 March 2011 26 / 30

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.






87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	00	00000000
89	59	# 2 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	1A	00011010
90	5A	NA	00	00000000
91	5B	NA	00	00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed Timing Description #4	00	00000000
109	6D	Flags	00	00000000
110	6E	Reserved	00	00000000
111	6F	For Brightness Table and Power Consumption	02	00000010
112	70	Flags	00	00000000
113	71	PWM % [7:0] @ Step 0 = 5 %	0C	00001100
114	72	PWM % [7:0] @ Step 5 = 29 %	49	01001001
115	73	PWM % [7:0] @ Step 10 = 95 %	F2	11110010
116	74	Nits [7:0] @ Step 0 = 10 nits	0A	00001010
117	75	Nits [7:0] @ Step 5 = 60 nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 200 nits	64	01100100
119	77	Panel Electronics Power @32x32 Chess Pattern = 1072 mW	1A	00011010
120	78	Backlight Power @60 nits = 904 mW	16	00010110
121	79	Backlight Power @Step 10 = 3162 mW	27	00100111
122	7A	Nits @ 100% PWM Duty = 210 nits	69	01101001
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	8F	10001111

Version 2.0 18 March 2011 27 / 30





Appendix. OUTLINE DRAWING Appendix. OUTLINE DRAWING




Version 2.0 18 March 2011 28 / 30

②





PRODUCT SPECIFICATION



Version 2.0 18 March 2011 29 / 30

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.





Notes:

1. LCD Module Input Connector: I-PEX 20455-040E-12, Tyco 2069716-3, or Starconn 111A40-0000RA-G3.


2. IN DRIER ID AVUID ABNURMAL DISPLAY, PUBLING AND WHITE SPOT,

NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN DR
FOREIGN GBJECT'S OVER FPC, T-CON AND VR LOCATIONS.

3. LVDS COUNCECTOR IS MEASURED AT PINI AND ITS MATING LINE,

4. MODULE FLATNESS SPEC OSMM MAX.

5. "()" MARKS THE REFERENCE DIMENSIONS.



Version 2.0 18 March 2011 30 / 30